Hecate VM Debug Console
Paused
Source Code
Program & Control
Examples
Upload ELF
Run
Pause
Step
Reset
Unload
Step count
Memory Inspector
Address
Length
Read Memory
(empty)
Live Snapshot
PC
Entry
Loaded Binary
Stop Reason
Current Instruction
Cycles
Instructions
Syscalls
Memory Storage
Registers
IO Output
Clear
Resources
IT Hare: Infographics: Operation Costs in CPU Clock Cycles
RISC-V Cheat Sheet (Project F)
RISC-V Specifications